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Abstract: A wireless communication system can be tested either in actual conditions or by using a hardware simulator reproducing 
actual conditions. With a hardware simulator it is possible to freely simulate a desired type of a radio channel. This paper presents 
architectures for the digital block of a hardware simulator of Multiple-Input Multiple-Output (MIMO) propagation channels. This 
simulator can be used for Long Term Evolution System (LTE) and Wireless Local Area Networks (WLAN) 802.11ac applications, in 
indoor and outdoor environments. The first architecture is appropriate for shipboard environments, while the second corresponds to 
outdoor-to-indoor environments and considers the wave propagation penetration within buildings. Measurements campaigns carried 
out at 2.2 and 3.5 GHz have been conducted to obtain the impulse responses of the channel using a MIMO channel sounder designed 
at IETR. The measurements are processed with an algorithm extracting the dominant paths. The architectures of the digital block are 
implemented on a Xilinx Virtex-IV Field Programmable Gate Array (FPGA). After the implementation of the impulse responses, the 
accuracy, the occupation on the FPGA and the latency of the architectures are analyzed. 
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1. Introduction  
Wireless communication systems offer high data bit 
rates using Multiple-Input Multiple-Output (MIMO) 
techniques. MIMO systems make use of antenna 
arrays simultaneously at both transmitter and receiver 
sites to improve the capacity and/or the system 
performance. The current communication standards 
indicate a clear trend in industry toward supporting 
MIMO functionality. In fact, several studies published 
recently present systems that reach a MIMO order of 
8×8 and higher [1]. This is made possible by advances 
at all levels of the communication platform, as the 
monolithic integration of antennas [2] and the 
simulator platforms design [3]. However, the 
transmitted electromagnetic waves interact with the 
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propagation environment. Thus, it is necessary to take 
into account the main propagation parameters during 
the design of the future communication systems. 
The objectives of our work mainly concern the 
channel models and the digital block of the simulator, 
as shown in Fig. 1. The design of the RF blocks was 
completed in a previous project [4]. 
 
 
 
 
 
 
Fig. 1  Block diagram of MIMO hardware simulator. 
The channel models can be obtained from standard 
channel models, as the TGn IEEE 802.11n [5] and the 
LTE models [6], or from real measurements 
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conducted with the MIMO channel sounder designed 
and realized at IETR [7] and shown in Fig. 2. 
 
 
Fig. 2  MIMO channel sounder: receiver (left) and 
transmitter (right). 
The channel sounder has a 100 MHz bandwidth and 
200 MHz sampling frequency at a carrier frequency of 
2.2 GHz or 3.5 GHz. Recently, the channel sounder 
was used during a measurement campaign on the 
ferryboat “Armorique” of Brittany Ferries and for 
outdoor-to-indoor environments. 
The simulator is also configured with Long Term 
Evolution System (LTE) signals for LTE channel 
models and with Wireless Local Area Networks 
(WLAN) 802.11ac signals for TGn channel models. 
In the MIMO context, little experimental results 
have been obtained regarding time-variations, partly 
due to limitations in channel sounding equipment [8]. 
However, theoretical models of time-varying channels 
can be obtained using Rayleigh fading [9]. 
Tests of radio communication systems, conducted 
under actual conditions are difficult, because tests 
taking place outdoors, for instance, are affected by 
random movements. In addition, a test conducted in 
one environment (city A) does not fully apply to a 
second corresponding environment (city B). Usually, 
under actual conditions, it is difficult to achieve the 
most difficult radio propagation conditions in order to 
determine the performance of a wireless 
communication system. 
However, with hardware simulators, it is possible to 
very freely simulate desired types of radio channels. 
Moreover, a hardware simulator provides the 
necessary processing speed and real time 
performance, as well as the possibility to repeat the 
tests for any MIMO system. Thus, it can be used to 
compare the performance of various communication 
systems in the same desired conditions. 
These simulators are standalone units that provide 
the fading output signal/signals for SISO/MIMO 
systems in the form of analog or digital samples. 
Some MIMO hardware simulators are proposed by 
industrial companies like Spirent (VR5) [10], Azimuth 
(ACE), Elektrobit (Propsim F8) [11], but they are 
quite expensive. 
With continuing increase of the Field 
Programmable Gate Array (FPGA) capacity, entire 
baseband systems can be mapped onto faster FPGAs 
for more efficient prototyping, testing and verification. 
Larger and faster FPGAs permit the integration of 
many Single-Input Single-Output (SISO) channels and 
make it possible to design and test MIMO systems. As 
shown in [12], the FPGAs provide the greatest design 
flexibility and the visibility of resource utilization. 
The MIMO hardware simulator is reconfigurable 
with sample frequencies not exceeding 200 MHz, 
which is the maximum value for FPGA Virtex-IV. 
The channel sounder realized at IETR provides a 
sample frequency fs of 200 MHz. For LTE signals, fs = 
50 MHz. For WLAN 802.11ac signals, fs = 180 MHz. 
Thus, they are all compatible with the FPGA 
Virtex-IV. However, in order to exceed 200 MHz, 
more performing FPGA as Virtex-VII can be used [3].  
Moreover, [13] presented a study relating fs to the 
occupation on the FPGA. This study shows that 
doubling fs allows us to simulate two channel systems 
(instead of one) in the same time period. 
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The simulator is able to accept input signals with 
wide power range, between -50 and 33 dBm, which 
implies a power control for the input signals. 
At IETR, several architectures of the digital block 
of a hardware simulator have been studied, in both 
time and frequency domains [4, 14]. Moreover, [15] 
presents a new method based on determining the 
parameters of a channel simulator by fitting the space 
time-frequency cross-correlation matrix of the 
simulation model to the estimated matrix of a 
real-world channel. This solution shows that the 
obtained error can be important. 
Typically, wireless channels are commonly 
simulated using finite impulse response (FIR) filters, 
as in [4, 14, 16]. The FIR filter output is a convolution 
between a channel impulse response and a fed signal 
in such a manner that this input signal, delayed by 
different delays, is weighted by the channel 
coefficients, i.e. tap coefficients, and these weighted 
components are summed up. The channel coefficients 
are periodically modified to reflect the behavior of an 
actual time-variant channel. Nowadays, different 
approaches have been widely used in filtering, such as 
distributed arithmetic (DA) and canonical signed 
digits (CSDs) [17]. 
Nevertheless, using FIR filter has a limitation. With 
a FPGA Virtex-IV, it is impossible to simulate a FIR 
filter with more than 192 multipliers (impulse 
response with more than 192 taps). In fact, to simulate 
4 SISO channels (2×2 MIMO systems), 4 FIR filters 
must be used. Thus, a single FIR filter cannot use 
more than 192/4 = 48 multipliers. The number of taps 
can be increased on condition that each multiplier is 
used many times in the same sampling period. This 
solution is used if fs < 100 MHz.  
To simulate an impulse response with more than 
192 taps, the Fast Fourier Transform (FFT) module 
can be used. With a FPGA Vitrex-IV, the size N of the 
FFT module can reach 65536 samples. Thus, several 
frequency domain architectures have been considered 
and tested [4, 18]. Their disadvantages are high 
latency and high occupation on FPGA. 
The main contributions of the paper are: 
• The considered frequency architecture in [4, 18] 
operates correctly for signals with a number of 
samples not exceeding the size of the FFT. Thus, in 
this paper, a new frequency architecture avoiding 
this limitation and operating in streaming mode is 
tested with TGn standard model B and with 
measured outdoor-to-indoor channel responses. 
• The time domain architecture presented in [4, 14, 
16] produces an occupation of 12 % of slices on 
the Vitrex-IV for a SISO channel. However, in this 
paper, we present a time domain architecture with 
an occupation of 3 % for one SISO channel and up 
to 49 % for a 4×4 MIMO systems. 
• In general, the channel impulse responses can be 
presented in baseband with its complex values, or 
as real signals with limited bandwidth B between fc 
– B/2 and fc + B/2, where fc is the carrier frequency. 
In this paper, to eliminate the complex 
multiplication and the fc, the hardware simulation 
operates between  and B + , where  depends 
on the band-pass filters (RF and IF). The value  is 
introduced to prevent spectrum aliasing In 
addition, the use of a real impulse response allows 
the reduction by 50% of the size of the FIR filters 
and by 4 the number of multipliers. Thus, within 
the same FPGA, larger MIMO channels can be 
simulated. 
• Studies of the digital block of hardware simulators 
were made using standard channel models for 
indoor [19], outdoor [20], vehicular [21] and for 
indoor for two successive MIMO profiles [22]. In 
this paper, which is an extension of [22], a study 
with measured impulse responses is presented. 
These impulse responses are obtained by 
measurement campaign using a channel sounder 
realized at our laboratory. Also, the 
implementation of 500 successive profiles for TGn 
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model B is made. Moreover, the average relative 
error and SNR for all the profiles are calculated. 
• In this study, we related the number of bits used in 
the time domain architecture to the relative error of 
the output signals in order to identify the best 
trade-off between the occupation on the FPGA and 
the accuracy. Therefore, two improvement 
solutions are presented. 
In this paper, we present a study of two alternative 
approaches as presented in Fig.3. The first approach 
performs in frequency domain, while the second 
approach is based on FIR filter. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3  Organization of the paper. 
The paper is organized as follows. Section 2 
presents the channel models. Section 3 describes the 
new architectures of the simulator in the frequency 
and time domain respectively. The prototyping 
platform used to implement these architectures and 
their occupation on the FPGA are also described. This 
Section shows that the time domain architecture is 
better in term of occupation on the FPGA. Therefore, 
it will be considered in the next Sections. Section 4 
presents the accuracy of the output signals when 
standard TGn model B and outdoor-to-indoor 
measured impulse responses are used. Section 5 
describes some improvement solutions to reduce the 
error, the latency and the occupation on the FPGA. 
Lastly, Section 6 gives concluding remarks and 
prospects. 
2. Channel Models 
A MIMO propagation channel is composed of 
several time variant correlated SISO channels. For 
MIMO 2×2 channel, the received signals yj(t,) can be 
calculated using a time domain convolution : 
   	A B CA  D 	E B CE FF    FFF 
The associated spectrum is calculated by the Fourier 
transform (using FFT modules): 
   A A  D E E F    FFFF 
According to the considered environment, Table 1 
summarizes some useful parameters. 
Table 1  Simulator parameters. 
 
Type Cell size Wt eff 
(µs)  
NF WtF  
(µs)  
NT WtT 
(µs) 
LTE 
B=20 MHz 
Rural 2-20 km 20 2048 40.96 1000 20 
Urban 0.4-2 km 3.7 512 10.24 185 3.7 
Indoor 20-400 m 0.7 256 2.56 35 0.7 
802.11ac 
B=80 MHz 
Office 40 m 0.35 128 0.64 70 0.35 
Indoor 50-150 m 0.71 512 2.56 142 0.71 
Outdoor 50-150 m 1.16 1024 5.12 232 1.16 
Channel 
sounder 
B=100 MHz 
Shipboard 9 m 20.48 512 2.56 200 1 
Outdoor  
to Indoor 
100 m 20.48 512 2.56 200 1 
 
Wteff represents the time window of the MIMO 
impulse responses. The number of samples computed 
for the frequency domain is given by: 
Hardware simulator 
Frequency 
architecture 
Time domain 
architecture 
FPGA  
Implementation 
Impulse responses  
TGn standard 
model B 
 Outdoor-to-Indoor 
measurements 
Accuracy Accuracy 
Improvement 
solutions 
FPGA  
Implementation 
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   FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF            
and for the time domain by: 
    FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF 
where WtF is the closest value for Wteff which is 
imposed by the size NF = 2n of the FFT modules. 
Two channel models are considered to cover many 
types of environments: the TGn channel models 
(indoor) and the LTE channel models (outdoor). 
Moreover, using the channel sounder realized at 
IETR, measured impulse responses are obtained for 
specific environments: shipboard, outdoor-to-indoor...  
In the next paragraph we introduce the method used 
to obtain a time variant channel. 
2.1. TGn Channel Model 
TGn channel models [5] have a set of 6 profiles, 
labeled A to F, which cover all the scenarios for 
WLAN applications. Each model has a number of 
clusters. Each cluster corresponds to specific tap 
delays, which overlaps each other in certain cases. 
802.11ac signals are considered with a bandwidth of 
B = 80 MHz. The sampling frequency and period are 
fs = 180 MHz and Ts = 1/fs respectively. The relative 
power of each tap of the impulse response for all TGn 
channel models are presented in [5] by taking the 
Line-Of-Sight (LOS) path as reference. 
2.2. LTE Channel Model 
LTE channel models are used for mobile wireless 
applications. A set of 3 channel models is used to 
simulate the multipath fading propagation conditions. 
A detailed description is presented in [6]. 
2.3. Measurement Data 
The channel sounder uses a periodic pseudo binary 
sequence. It has 11.9 ns temporal resolution for 100 
MHz sounding bandwidth. The carrier frequencies are 
2.2 GHz and 3.5 GHz. 
Two measurement campaigns were carried out: The 
first campaign concerns a shipboard environment, 
while the second one, which is described in this paper, 
considers outdoor-to-indoor environment. The 
measured MIMO impulse responses are used 
thereafter by the hardware simulator. 
2.3.1. Shipboard Environment 
For the shipboard measurement campaign at 2.2 
GHz, a Uniform Linear antenna Array (ULA) and a 
Uniform Rectangular antenna Array (URA) were used 
for the transmitter (Tx) and the receiver (Rx) 
respectively, to characterize the double directional 
channel on a 120o beam width in the horizontal plan. 
The position of Tx and Rx are located at floor 2 of 
the shipboard presented in Fig. 4. 
 
Fig. 4  Ferryboat Armorique of Brittany Ferries. 
2.3.2. Outdoor-to-Indoor Environment 
Few MIMO outdoor-to-indoor measurements are 
reported in the literature [23], but not at 3.5 GHz. 
The penetration of electromagnetic waves mainly 
occurs through openings like doors and windows. 
Thus, a receiver located inside a building receives 
signals coming from few main directions. 
Two UCA (Uniform Circular Array) were developed 
at 3.5 GHz (Fig. 5) to characterize 360° azimuthal 
double directional channel at both link sides. Tx and Rx 
contains 4 and 16 active elements respectively. In this 
paper, only two successive active elements at the 
transmitter and two at the receiver are used to model a 
2×2 MIMO channel. 
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Fig. 5  UCA 4-element transmitter (left) and 16-element 
receiver (right). 
 
(a) 
 
(b) 
Fig. 6  Measurement locations, a: Tx on a rooftop, b: Rx in 
classroom. 
At the transmitter we integrated power amplifiers to 
increase the transmitted power. At the receiver we 
added Low Noise Amplifiers (LNA) behind the 
antennas to obtain more measurement dynamics. The 
collected channel data are stored on a laptop for 
post-processing. The transmitter was placed on the 
rooftop of a building and the receiver was located in 
multiple positions in different rooms (Fig. 6). The 
Tx-Rx distance is about 100 m. The transmitter height 
was set to 17.5 m above the ground (2 m above rooftop) 
for an orientation parallel to the building. The Rx 
antennas were fixed at 1.5 m and were oriented parallel 
to the building walls. 
The channel sounder provides the complex envelope 
hce(t) of the channel impulse response. The used real 
impulse responses in the band of [ ,F D !] are: 
C  C".F#$%&' (FC) %*+&'FFFF, 
where hp(t) and hq(t) are the real and imaginary parts 
of hce(t) and: 
FFFFFFFF'  ! D  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF- 
The first results (without normalization) are 
obtained for a 2×2 MIMO channel. Fig. 7 presents the 
impulse responses given by the channel sounder on 
2048Ts.  
However, with a FPGA Virtex-IV and with fs=200 
MHz, the number of multipliers used by a FIR filter is 
limited to 192. Thus, a high resolution method is 
proposed [24, 25] in order to estimate the propagation 
parameters of this channel and to obtain significant 
impulse responses with a limited number of taps and 
hence a limited number of multipliers. However, these 
methods are heavy computation load. Therefore, a 
new method is proposed which consist of detecting 
the taps considered as points of change for the sign of 
the slope of the curve.  
Fig. 8 presents the impulse responses used by the 
simulator after discrimination, normalization and 
limitation between 0 and -20 dB of the measured 
impulse responses. 
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 Fig. 7  Measured impulse responses. 
 
 
 
 
 
 
 
 
 
Fig. 8  Impulse responses used for the test. 
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Table 2 shows the number of taps and the time 
window Wt of the impulse response. Wt is equal to the 
number of the last non-null sample multiplied by Ts = 
5 ns (Wt is the delay of the last non null sample). 
Table 2  MIMO impulse responses. 
 Number of taps Last tap Wt (ns) 
h11 49 180 900 
h12 46 175 875 
h21 47 177 885 
h22 48 173 865 
 
2.4. Time-Varying Channels 
For the outdoor-to-indoor measurements, we 
obtained invariant impulse responses due to the 
absence of any movement in the environment. In this 
section, we present the method used to obtain a model 
of a time variant channel, using the Rayleigh fading.  
For outdoor-to-indoor measurements, at fc = 3.5 
GHz and an environmental speed v = 4 km/h, the 
Doppler frequency fd is equal to: 
.  /012  3-F4FFFFFFFFFFFFFFFFFFFFFFFFFF5  
where c is the celerity. We have chosen a refresh 
frequency fref = 28 Hz > 2.fd to respect the 
Nyquist-Shannon sampling theorem. 
For an indoor (TGn channel model B) environment, 
at fc = 5 GHz and v = 4 km/h, fd = 18.51 Hz. Thus, we 
have chosen a refresh frequency fref = 40 Hz. 
We consider a 2×2 MIMO Rayleigh fading channel. 
The MIMO channel matrix H can be characterized by 
two parameters: 
1) The relative power Pc of constant channel 
components which corresponds to the 
Line-Of-Sight (LOS). 
2) The relative power Ps of the channel scattering 
components which corresponds to the 
Non-Line-Of-Sight (NLOS). 
The ratio Pc/Ps is called Ricean K-factor. 
Assuming that all the elements of the MIMO 
channel matrix H are Rice distributed, it can be 
expressed for each tap by: 
  672 FFF DF67FFF1FFFFFFFFFFFFFFFFFFF8      
where HF and HV are the constant and the scattered 
channel matrices respectively.  
The total relative received power P = Pc + Ps. 
Therefore: 
72  7F 99:A FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3           
7  7 A9:A FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;          
If we combine (9) and (10) in (8) we obtain: 
  <7 => 99:A D > A9:A?@FFFFFFFFFFFFFF      
To obtain a Rayleigh fading channel, K is equal to 
zero, so H can be written as: 
  <7? FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF            
P is derived from Fig. 8 for each tap for 
outdoor-to-indoor environment or from [5] for TGn 
channel model B environment. For 2 transmit and 2 
receive antennas: 
  <7 AAA AEEA EEBFFFFFFFFFFFFFFFFFFFFFFFFF       
where Xij (i-th receiving and j-th transmitting antenna) 
are correlated zero-mean, unit variance, complex 
Gaussian random variables as coefficients of the 
variable NLOS (Rayleigh) matrix HV. 
To obtain correlated Xij elements, a product-based 
model is used [26]. This model assumes that the 
correlation coefficients are independently derived at 
each end of the link: 
  CDAEE F  GCAEEHFFFFFFFFFFFFFFFFF  
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12 bits 
12 bits 16 bits 
16 bits 
12 bits 
12 bits 
16 bits 
16 bits 
32 bits 
17 bits 
Hw is a matrix of independent zero means, unit 
variance, complex Gaussian random variables. Rr and 
Rt are the receive and transmit correlation matrices. 
They can be written by: 
C  I  JJB KFFFFFFCD  A  LLB BFFFFFFFFFFFFFFF, 
where JFis the correlation between channels at two 
receives antennas, but originating from the same 
transmit antenna (SIMO). In other words, it is the 
correlation between the received power of channels 
that have the same Angle of Departure (AoD) . LFthe 
correlation coefficient between channels at two 
transmit antennas that have the same receive antenna 
(MISO). 
The use of this model has two conditions: 
1) The correlations between channels at two 
receive (resp. transmit) antennas are 
independent from the Rx (resp. Tx) antenna. 
2) If s1, s2 are the cross-correlation between 
antennas of the same side of the link, then :  
• s1 = J +FFL. 
• s2 = JB+ L. 
For the uniform linear array, the complex 
correlation coefficients J  and L  are expressed by M: 
M  CNNO D  CNPOFFFFFFFFFFFFFFFFFFFF- 
where D = 2d/λ, d = 0.5λ is the distance between 
two successive antennas, λ is the wavelength and Rxx 
and Rxy are the real and imaginary parts of the 
cross-correlation function of the considered correlated 
angles:  
CNNO  Q #$%FO %*+FRSTS  7UVR WRFFFFFFF5 
CNPO  Q %*+FO %*+FRSTS  7UVR WRFFFFFFF8 
The PAS (Power Angular Spectrum) closely matchs 
the Laplacian distribution [27, 28]:                           
7UVX  <Y ZT[<E\E][FFFFFFFFFFFFFFFFFF3 
where  is the standard deviation of the PAS (which 
corresponds to the numerical value of AS). 
To calculate R1/2 we must calculate the eigenvalues 
(L1, L2) and the eigenvectors Q of R: 
C  ^TA A_A ;; _EFB  ^FFFFFFFFFFFFFFFFFFFFFF;       
Then,  F
CAEE  ^TA `6_A ;; 6_EFa  ^FFFFFFFFFFFFFFFF     
3. Digital Block Design of the Hardware 
Simulator 
In this section, improved frequency and time 
domains architectures are presented and implemented 
on a FPGA Virtex-IV. 
3.1. New Frequency Domain Architecture 
The new frequency architecture presented in Fig. 9 
has been verified with a Gaussian impulse response 
[29]. It operates correctly for signals with a number of 
samples exceeding NF, where NF = 2n is the size of the 
FFT module. 
 
 
 
 
 
 
 
 
Fig. 9  Frequency architecture for a SISO channel for TGn 
channel model B. 
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9 of 14 
 9 of 14 16 bits 
                   
34 bits 
 14 bits 
14 bits 
 16 bits 
t=tref 
t=0 
14 bits 14 bits 
 16 bits 
For TGn model B, the maximum number of taps 
corresponds to 14 samples. Thus, NF = 16 samples. 
However, it is mandatory to extend each partial input 
of NF samples with a “tail” of N null samples to avoid 
a wrong result [29]. Therefore, the FFT/IFFT modules 
operate with 32 samples as presented in Fig. 9. 
For outdoor-to-indoor channel, the largest excess 
delay is 180Ts (Fig. 8). Thus, NF = 256. Therefore, the 
FFT/IFFT modules operate with 512 samples. 
H is the representation of h in the frequency 
domain. It can be calculated by: 
  b  C) )FFFFFFFFFFFFFFFFFFFFFFFFFFFF 
where hq is h quantified on 16 bits and Wq is computed 
by: 
) 
cd
dd
de
   f  g) gE) f ghTA) gE) ii i i ghTA) f f GghTAjH)kl
ll
lmFF   
where 
gn  ZTESn/oo FFFFFFFFFFFFFFFFFFFFFFFFFFF 
and each w l is quantified on 12 bits (which is the best 
trade-off between the occupation on FPGA of the FFT 
block and its accuracy). 
The truncation block is located at the output of the 
digital adder. It is necessary to reduce the number of 
bits after the sum of the signals computed by the IFFT 
blocks to 14 bits. Thus, these samples can be accepted 
by the digital-to-analog converter (DAC), while 
maintaining the highest accuracy. 
The immediate solution is to keep the most 
significant 14 bits. It is a “brutal” truncation. This 
truncation decreases the real value of the quantified 
output sample. 17 - 14 = 3 bits will be eliminated. 
Thus, instead of an output sample y, we obtain 
pEqr, where psr  is the biggest integer number 
smaller or equal to u. 
However, for low voltages of the output of the 
digital adder, the brutal truncation generates zeros to 
the input of the DAC.  
Therefore, a better solution is the sliding window 
truncation presented in Fig. 10 which uses the 14 most 
effective significant bits. This solution modifies the 
output sample values. Therefore, the use of a 
reconfigurable amplifier after the Digital-Analog 
convertor must be used to restore the correct output 
value.  
 
                                 
                          
Fig. 10  Sliding window truncation from 17 to 14 bits. 
3.2. New Time Domain Architecture 
4 SISO channels are implemented. For each channel 
the FIR width and the number of used multipliers are 
determined by the number of taps of each channel. 
Fig. 11 presents a FIR 14 (for TGn channel model 
B, the largest excess delay corresponds to 14 samples) 
with 9 multipliers (9 taps for each SISO impulse 
response). Thus, NT = 14 samples. 
 
 
 
 
 
 
 
 
 
 
 
Fig. 11  FIR 14 filter with 9 multipliers for a SISO channel 
for TGn channel model B. 
           0010110110111001                           01011011011100 
M = 17 bits                   N = 14 bits 
 Truncation    t   DAC 
u
 
n(i)    n (i-1)   n(i-2)     -----------------------------  n(i-13) 
h(0)     h (1)    h(2)     -----------------------------  h(13) 
h(0)     h (1)    h(2)     -----------------------------  h(13) 
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We have developed our own FIR filter instead of 
using Xilinx MAC FIR filter to make it possible to 
reload the FIR filter coefficients.  
The general formula for FIR 14 filter with 9 
multipliers is: 
)v  FuC)vw 	)v ( vw vx
y
wzA
FFFFFF, 
In this relation, the index q suggests the use of 
quantified samples and hq(ik) is the attenuation of the 
kth path with the delay ikTs.  
3.3. Implementation of each Architecture 
Fig. 12 shows the Xtreme DSP Virtex-IV board 
from Xilinx [3] used for the implementation of each 
architecture. This prototyping board is described in 
[29]. 
The simulations and synthesis are made with Xilinx 
ISE [3] and ModelSim software [30]. 
The XtremeDSP features dual-channel high 
performance ADCs (AD6645) and DACs (AD9772A) 
with 14-bit resolution, a user programmable Virtex-IV 
FPGA, programmable clocks, support for external 
clock, host interfacing PCI, two banks of 
ZBT-SRAM, and JTAG interfaces.  
 
Fig. 12  XtremeDSP Development board Kit-IV for 
Virtex-IV. 
This development kit is built with a module 
containing the Virtex-IV SX35 component, selected to 
correspond to the complexity constraints. It contains a 
number of arithmetic blocks (DSP blocks) which 
makes it possible to implement many functions 
occupying most of the component. This device 
enables us to implement different time domain or 
frequency domain architectures and thus to reprogram 
the component according to the selected (indoor or 
outdoor) environment. 
Frequency domain or time domain 2×2 MIMO 
architectures are implemented in the FPGA Virtex-IV. 
To test a higher order MIMO array, the use of more 
performing FPGA as Virtex-VII [3] is mandatory.  
3.3.1. Implementation of the Frequency Domain 
Architecture 
As a development board has 2 ADC and 2 DAC, it 
can be connected to only 2 down-conversion RF units 
and 2 up conversion RF units. Therefore, 4 frequency 
architectures are needed to simulate a one-way 2 x 2 
MIMO radio channel.  
The V4-SX35 utilization summary is given in Table 
3 for 2×2 MIMO frequency architecture for TGn 
channel model B with their additional circuits used to 
dynamically reload the channel coefficients. 
 
Table 3  FPGA occupation for 2×2 MIMO frequency 
architecture for TGn channel model B. 
Number of slices 9,825 out of 15,360 64 % 
Number of blocs RAM 36 out of 192 19 % 
 Number of multipliers 72 out of 192 38 % 
 
For outdoor-to-indoor measurements, the V4-SX35 
development board utilization summary shows that 
the 2×2 MIMO frequency architecture using 512 
FFT/IFFT modules occupies more than 15,360 slides 
on the FPGA. Thus, more than 100 % of the slices are 
needed. It is impossible to simulate a 2×2 MIMO 
frequency architecture using 512 FFT/IFFT modules. 
3.3.2. Implementation of the Time Domain Architecture 
Table 4 shows the FPGA utilization of 2×2 MIMO 
time domain architecture using four FIR filters for 
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TGn channel model B with their additional circuits 
used to dynamically reload the channel coefficients. 
Table 4  FPGA occupation for 2×2 MIMO time domain 
architecture for TGn channel model B. 
Number of slices 1,946 out of 15,360 13 % 
Number of blocs RAM 36 out of 192 19 % 
 Number of multipliers 36 out of 192 19 % 
For outdoor-to-indoor measurements, the four FIR 
filter used: FIR 180 with 49 multipliers (for h11), FIR 
175 with 46 multipliers (for h12), FIR 177 with 47 
multipliers (for h21) and FIR 173 with 48 multipliers 
(for h22). Table 5 shows the utilization for 2×2 MIMO 
time architecture for outdoor-to-indoor channel.  
 
Table 5  FPGA occupation for 2×2 MIMO time domain 
architecture for outdoor-to-indoor channel. 
Number of slices 3,041 out of 15,360 20 % 
Number of blocs RAM 190 out of 192 99 % 
 Number of multipliers 190 out of 192 99 % 
The time domain architecture is better in terms of 
occupation on the FPGA. Moreover, in [19, 20] we 
showed that the time domain architecture has two 
other advantages: a higher SNR and a lower latency.  
Thus, in this work, the time domain architecture is 
retained for the tests.  
4. Implementation of the Impulse Responses 
in the Simulator 
4.1. Description 
The channel impulse responses are stored on the 
hard disk of the computer and read via the PCI bus 
and then stored in the FPGA dual-port RAM. Fig. 13 
shows the connection between the computer and the 
FPGA board to reload the coefficients. 500 successive 
profiles are considered for the test of a 2×2 MIMO 
time-varying channel. We simulate an 
outdoor-to-indoor environment and a residential 
environment (TGn model B) where v is between 0 and 
4 km/h. Therefore, in our test we choose to analyze 
the two extreme cases. However, to obtain non-null 
Doppler frequency, the two considered speeds are: 0.5 
km/h and 4 km/h. 
 
 
 
 
 
 
 
Fig. 13  Connection between the computer and the 
XtremeDSP board. 
4.1.1. Using outdoor-to-indoor measurements 
The channel sounder uses fc = 3.5 GHz. For v = 0.5 
km/h, fref = 3.5 Hz (calculated in detail in Section 2.4.) 
and the refreshing period Tref = 0.285 s during which 
we must refresh all of the four SISO profiles, i.e. 
According to Table 2, 49 + 46 + 47 + 48 = 190 words of 
16 bits = 380 bytes to transmit for a profile, which is: 
380/0.285 = 1.333 kBps.  
For v = 4 km/h, fref = 28 Hz and Tref = 35.7 ms. 
Therefore, the amount of data transmitted for a MIMO 
profile is: 380/0.0357 = 10.644 kBps. 
4.1.2. Using TGn channel model B 
802.11ac signals uses a frequency fc = 5 GHz. For v = 
0.5 km/h, fref = 5 Hz and tref = 0.2 s during which we 
must refresh all of the four SISO profiles, i.e. 9 × 4 = 36 
words of 16 bits = 72 bytes to transmit for a MIMO 
profile, which is: 72/0.2 = 360 Bps.  
For v = 0.5 km/h, fref = 40 Hz and tref = 25 ms. 
Therefore, the amount of data transmitted for a MIMO 
profile is: 72/0.025 = 2.88 kBps. 
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The 500 MIMO profiles are stored in a text file on 
the hard disk of a computer. This file is then read to 
load the memory block which will supply RAM 
blocks on the simulator (one block for each tap of the 
impulse response). Each block RAM has a memory of 
64 kB. Thus, up to 32000 MIMO profiles can be 
supplied in the RAM blocks.  
Reading the file can be done either from USB or 
PCI interfaces, both available on the used prototyping 
board. The PCI bus is chosen to load the profiles. It 
has a speed of 30 MB/s. In addition, this is a bus of 32 
bits. Thus, on each clock pulse two samples of the 
impulse response are transmitted. 
The Nallatech driver presented in Fig. 13 provides 
an IP sent directly to the "Host Interface" that reads it 
from the PCI bus and stores these data in a FIFO 
memory. The module called "Loading profiles" reads 
and distributes the impulse responses in "RAM" 
blocks. This module called "BOX RAM" is the block 
"Memory" of the architecture.  
While a MIMO profile is used, the following 
MIMO profile is loaded and will be used after the 
refresh period. 
4.2. Accuracy of the Architecture 
In order to determine the accuracy of the digital 
block, a comparison is made between the theoretical 
and the Xilinx output signals.  
An input Gaussian signal x(t) is considered for the 
two inputs of the 2×2 MIMO simulator. The use of a 
Gaussian signal is preferred because it has a limited 
duration in both time and frequency domains: 
	
{|}
|~ 	qAZT
j
jj FFFF;  F  FE
(	qEZTj
j
jjj FFFFFFE  F  E
 FFF-  
where n = 400 (chosen greater than the length of the 
impulse response to test the architecture in streaming 
mode), Wt = n.Ts, mx1 = 3.Wt/8, mx2 = 6.Wt/5 and 1 = 
2 = mx1/6 (small enough to show the effect of each 
path of the impulse responses on the output signal). 
The input signal x is presented in Fig. 14. 
 
Fig. 14  Input signal. 
The A/D and D/A converters of the development 
board have a full scale [-Vm,Vm], with Vm = 1 V. For 
the simulations we consider xm1 = Vm/2 and xm2 = 
Vm/4. The theoretic output signals for TGn channel 
model B are calculated by: 
A  t CAAvw 	 ( vwbywzA D t CEAw 	 ( wbywzA FF5  
E  t CAEw 	 ( wbywzA D t CEEw 	 ( wbywzA FF8  
The relative error is given for each output sample 
by: 
v  F T  ;;FFFFFFFFFFFFF3     
where YXilinx and Ytheory are vectors containing the 
samples of corresponding signals. The 
Signal-to-Noise Ratio (SNR) is: 
VCv  ; A'  T W!FFFFFF;   
where v    D n and vn  is the maximum 
number of the last tap between h11 and h21, then 
max{49, 46} = 49 for y1, or between h12 and h22, then 
max{47, 48} = 48 for y2.  
The output signals, the relative errors and the SNRs 
are presented in Fig. 15 for TGn model B, and in Fig. 
16 for outdoor-to-indoor channel. 
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Fig. 15  The Xilinx output signals, the relative error and 
the SNR using TGn channel model B (residential). 
 
 
Fig. 16  The Xilinx output signals, the relative error and 
the SNR using outdoor-to-indoor measured data. 
 
0.5 1 1.5 2 2.5 3 3.5
-2
-1
0
1
2
3
4
5
Time [ us ]
O
u
tp
u
t s
ig
n
a
l [
 
V
 
]
O
u
tp
u
t s
ig
n
a
l [
 
V
 
]
O
u
tp
u
t s
ig
n
a
l [
 
V
 
]
O
u
tp
u
t s
ig
n
a
l [
 
V
 
]
 
 
y
1
 theory
y
2
 theory
y
1
 brutal t runcat ion
y
2
 brutal t runcat ion
y
1
 s liding truncation
y
2
 s liding truncation
0.5 1 1.5 2 2.5 3 3.5
-100
-50
0
50
100
Time [ us ]
R
e
la
tiv
e
 
e
rr
o
r 
[ %
 
]
R
e
la
tiv
e
 
e
rr
o
r 
[ %
 
]
R
e
la
tiv
e
 
e
rr
o
r 
[ %
 
]
R
e
la
tiv
e
 
e
rr
o
r 
[ %
 
]
 
 
y
1
 brutal truncat ion
y
2
 brutal truncat ion
y
1
 s liding t runcation
y
2
 s liding t runcation
0.5 1 1.5 2 2.5 3 3.5
0
10
20
30
40
50
60
70
80
90
Time [ us ]
SN
R
 
[ d
B
 
]
SN
R
 
[ d
B
 
]
SN
R
 
[ d
B
 
]
SN
R
 
[ d
B
 
]
 
 
y
1
 brutal t runcat ion
y
2
 brutal t runcat ion
y
1
 sliding truncat ion
y
2
 sliding truncat ion
0.5 1 1.5 2 2.5 3 3.5
-2
-1
0
1
2
3
4
5
Time [ us ]
O
u
tp
u
t s
ig
n
a
l [
 
V
 
]
O
u
tp
u
t s
ig
n
a
l [
 
V
 
]
O
u
tp
u
t s
ig
n
a
l [
 
V
 
]
O
u
tp
u
t s
ig
n
a
l [
 
V
 
]
 
 
y
1
 theory
y
2
 theory
y
1
 brutal t runcat ion
y
2
 brutal t runcat ion
y
1
 s liding truncat ion
y
2
 s liding truncat ion
0.5 1 1.5 2 2.5 3 3.5
-100
-50
0
50
100
Time [ us ]
R
e
la
tiv
e
 
e
rr
o
r 
[ %
 
]
R
e
la
tiv
e
 
e
rr
o
r 
[ %
 
]
R
e
la
tiv
e
 
e
rr
o
r 
[ %
 
]
R
e
la
tiv
e
 
e
rr
o
r 
[ %
 
]
 
 
y
1
 brutal t runcat ion
y
2
 brutal t runcat ion
y
1
 s liding truncat ion
y
2
 s liding truncat ion
0.5 1 1.5 2 2.5 3 3.5
0
10
20
30
40
50
60
70
80
90
Time [ us ]
S
N
R
 
[ d
B
 
]
S
N
R
 
[ d
B
 
]
S
N
R
 
[ d
B
 
]
S
N
R
 
[ d
B
 
]
 
 
y
1
 bruta l t runcation
y
2
 bruta l t runcation
y
1
 sliding truncation
y
2
 sliding truncation
MIMO Hardware Simulator Using Standard Channel Models and Measurement Data at 2.2 and 3.5 GHz 
  
For TGn channel model B, the effect of the channel 
on the input signals is negligible. In fact, the length of 
the impulse responses is 14 (very low if we compare it 
to the length of 61 or 62). However, for 
outdoor-to-indoor measurement, the maximum length 
of the impulse responses is 180 which will affect the 
input signals.  
After the D/A convertor, the signal is limited to 
[-Vm,Vm] with Vm = 1. If ymax > 1 V as shown in Fig. 15 
and Fig. 16, a reconfigurable analog amplifier placed 
after the DAC must multiply the signal with w , 
where k0 is the smallest integer verifying ymax < w. 
The relative error is high only for small values of 
the output signal. 
The global values of the relative error and of the 
SNR computed for the output signal before and after 
the final truncations are necessary to evaluate the 
accuracy of the architecture. The global relative error 
is computed by: 
   ¡¡ ¢ ;;FFFFFFFFFFFFFFFFFFFFF          
The global SNR is computed by: 
VC£  ; ¢ A' ¡¡  W!FFFFFFFFFF       
where E = YXilinx - Ytheory is the error vector.  
For a given vector X = [x1, x2,…, xL], its Euclidean 
norm || x || is: 
	  >A¤t 	wE¤wzA FFFFFFFFFFFFFFFFFFFFFFFFF             
Table 6 shows the global values of the relative error 
and the SNR between the Xilinx output signal and the 
theoretical output signal using 2×2 MIMO time 
domain architecture for TGn channel model B. The 
results are given without truncation, with sliding 
window and with brutal truncations.    
Table 6  The global relative error and the global SNR 
using TGn channel model B. 
Output Error (%) SNR (dB) 
without truncation 
y1 0.0061 84.29 
y2 0.0058 84.75 
with sliding window truncation 
y1 0.0112 78.36 
y2 0.0117 78.62 
with brutal truncation 
y1 0.3079 50.22 
y2 0.3881 48.21 
Table 7 shows the global values of the relative error 
and the SNR using 2×2 MIMO time domain 
architecture for the outdoor-to-indoor environment.  
Table 7  The global relative error and the global SNR 
using outdoor-to-indoor environment. 
Output Error (%) SNR (dB) 
without truncation 
y1 0.0104 79.67 
y2 0.0105 79.59 
with sliding window truncation 
y1 0.0142 76.93 
y2 0.0142 76.93 
with brutal truncation 
y1 0.2547 51.87 
y2 0.2576 51.77 
4.3. Global Error Variation with Time-Varying 
Profiles 
To test the simulator with time-varying 2×2 MIMO 
channels, 500 successive profiles are considered. 
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4.3.1. Using outdoor-to-indoor measurements 
For v = 0.5 km/h, fref = 3.5 Hz. Therefore, the time 
to simulate the 500 profiles is 143 s. Fig. 17 gives the 
time variation of the Average of the Global SNR of y1 
and the Global SNR of y2 (AG SNR) for the 500 
successive profiles. 
 
Fig. 17  AG SNR for v= 0.5 km/h for outdoor-to-indoor 
architecture. 
For v = 4 km/h, fref = 28 Hz. Therefore, the time to 
simulate the 500 profiles is 18 s. Fig. 18 gives the time 
variation of the AG SNR for the 500 successive 
profiles. 
 
Fig. 18  AG SNR for v= 4 km/h for outdoor-to-indoor 
architecture. 
4.3.2. Using TGn channel model B 
For v = 0.5 km/h, fref = 5 Hz. Therefore, the time to 
simulate the 500 profiles is 100 s. Fig. 19 gives the 
time variation of the Average Global SNR (AG SNR) 
for the 500 successive profiles. 
 
Fig. 19  AG SNR for v= 0.5 km/h for TGn model B 
architecture. 
For v = 4 km/h, fref = 40 Hz. Therefore, the time to 
simulate the 500 profiles is 13 s. Fig. 20 gives the time 
variation of the Average Global SNR (AG SNR) for 
the 500 successive profiles.  
For v = 0.5 km/h, the variation of SNR is 0.35 dB. 
For v = 4 km/h, the variation of SNR is 1.91 dB. 
Therefore, after several variation of v between 0 and 9 
km/h (the maximum for an indoor environment), we 
conclude that the rate of variation of the SNR is 
related proportionally to the speed environment. 
 
Fig. 20  AG SNR for v= 4 km/h for TGn model B 
architecture. 
5. Improvement Solutions 
The goal is to improve: the precision, the FPGA 
occupation and the latency.  
Using an Auto Scale Factor (ASF) decreases 
significantly the error. Also, decreasing the number of 
bits of the implemented impulse responses presented 
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by h in Fig. 11 will decrease the occupation of slices 
in the FPGA and the latency. 
In this section, the improvement solutions are tested 
using the digital block architecture defined for MIMO 
2×2 TGn channel model B. 
5.1. Auto Scale Factor (ASF) 
After analyzing the SNR in Fig. 15, we conclude 
that it is high only for high values of the input signals. 
Therefore, to decrease the error, a solution is 
proposed. The input and output signals are limited to 
[-Vm,Vm] with Vm = 1 V. The solution consists on 
multiplying each sample of the input signal with a 
corresponding 2k where k is an integer verifying: 0.5 < 
2k.x < 1. In fact, if x > 0.5 V, the SNR is high as 
presented in Fig. 14. However, we cannot predict x 
and multiply each sample by ASF at a high sample 
frequency.  
 
 
Fig. 21  Relative error and SNR using ASF  
Therefore we will use the ASF on the MIMO 
impulse responses. If hmax = max (|h|) < 0.5 it will be 
multiplied by w  where ¥¦  is the unique integer 
verifying 0.5 < w.hmax < 1. 
In the case of a brutal truncation, ASF=2k. 
However, for sliding truncation, if the output signals 
are presented on more than 14 bits, the sliding factor w has to be considered to amplify the output signal 
in order to obtain the correct result. In this case, ASF = ¥¦F-F¥P. The ASF is sent to a reconfigurable analog 
amplifier to restore the true value of the output 
signals. ASF can be presented on 14 bits (limited by 
the DAC). The first bit is “1” if it is a multiplication 
by ASF, and “0” if it is a division by ASF.  
Fig. 21 presents the relative error and the SNR 
between the Xilinx and the theoretical output signals. 
Table 8 presents the new values of the global relative 
error and the global SNR. 
   
Table 8  Global relative error and global SNR using ASF. 
Output Error (%) SNR (dB) 
with sliding window truncation 
y1 0.0095 80.40 
y2 0.0095 80.40 
with brutal truncation 
y1 0.0112 79.05 
y2 0.0113 78.96 
 
We notice that after adding the ASF, the relative 
error decrease by 95 % for this specific x input signal, 
for 8 dB mean time-variation of h and using a brutal 
truncation. Thus, the use of the sliding window 
truncation is not recurred. 
 
5.2. The Error versus the Number of Bits of h 
To decrease the occupation of slices on the FPGA 
of the time domain architecture, we decrease the 
number of bits of h (nh). A study of the average global 
relative error in function of the number of bits of h is 
given in Fig. 22. 
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Fig. 22  AG RE and AV SNR versus nh 
We can conclude that, for a number of bits for h 
bigger than 6 bits, the AG RE is acceptable and the 
AV SNR is more than 40 dB using sliding truncation.  
The number of bits at the output before the 
truncation is related to the number of bits of h: 
§P  §¦ D §N DF§ FFFFFFFFFFFFFFFFFFFFFFFF                                                
where ny is the number of bits at the output, nx  = 14 is 
the number of bits of the input signal and nt can be 
expressed by:  
§  ¨E§"©FFFFFFFFFFFFFFFFFFFFFFFFF,                                                       
where ntap is the number of taps. 
Fig. 23 presents the output signal, the relative error 
and the SNR using 6 bits for h with sliding window 
truncation. 
 
 
 
Fig. 23 Output signal, relative error and SNR for nh = 6 bits  
Table 9 summarizes the global relative error and the 
global SNR using 6 bits for h. 
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Table 9  The global relative error and the global SNR 
using 6 bits for h. 
Output Error (%) SNR (dB) 
without truncation 
y1 0.2196 53.14 
y2 0.2633 51.61 
with sliding window truncation 
y1 0.2219 53.05 
y2 0.2657 51.53 
with brutal truncation 
y1 361.39 0.08 
y2 365.03 0.09 
  
For a number of bits for h equal to 6 bits, the 
occupation on the FPGA is reduced from 13 % to 12 
%. However, the average global error using a brutal 
truncation exceeds 100 %, while with a sliding 
truncation it is 0.75 % which is acceptable. Thus, the 
sliding truncation is mandatory to use in this case. 
Also, the reduction of the number of bits of h 
increases the amount of data transmitted by 60 %. In 
fact, the PCI bus operates on 32 bits, on each clock 
pulse, five samples of the impulse response are 
transmitted (instead of two samples). Thus, 
100×(5-2)/5 = 60 %. 
6. Conclusions 
In this paper, standard channel models have been 
presented. Also, real impulse responses for 2×2 
MIMO propagation channel have been obtained by 
measurement campaigns carried out on a shipboard 
environment and for outdoor-to-indoor environment. 
These impulse responses have been implemented in 
the digital block of a hardware simulator.  
After a comparative study, the time domain 
architecture used for the design of the digital block 
represents the best solution, especially for MIMO 
systems. In fact, it occupies just 13 % of slices on the 
FPGA Virtex-IV if we compare it to other frequency 
domain or time domain architectures. Also, it has a 
small latency of 115 ns.  
Moreover, a study of the architecture accuracy for 
time-varying 2×2 MIMO channel has been presented 
for TGn model B and for outdoor-to-indoor measured 
data. It showed that the global relative error does not 
exceed 0.02 %, using sliding window truncation for 
both TGn model B and outdoor-to-indoor 
measurements. Therefore, time-varying impulse 
responses can be used by the architecture.  
Lastly, in order to reduce the error of the output 
signals and the occupation on the FPGA, two 
improvement solutions have been presented. The first 
one uses an auto scale factor. It reduces the global 
output relative error by 96 % for 8 dB mean 
time-variation of h and using brutal truncation. The 
second one varies the number of bits used to represent 
the samples of impulse responses. It reduces the 
occupation of slices on the FPGA and the amount of 
data transmitted via the PCI interface for a MIMO 
profile using sliding truncation. 
For our future work, simulations made using a 
Virtex-VII [3] XC7V2000T platform will allow us to 
simulate up to 300 SISO channels. In parallel, 
measurement campaigns will be carried out with the 
channel sounder realized by IETR, for various types 
of environments. The final objective of these 
measurements is to obtain realistic MIMO channel 
models in order to supply the hardware simulator. A 
graphical user interface will also be designed to allow 
the user to reconfigure the simulator parameters. 
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